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Abstract 
Layered semiconductors show promise as channel materials for field-effect transistors 
(FETs). Usually, such devices incorporate solid back or top gate dielectrics. Here, we explore 
de-ionized (DI) water as a solution top gate for field-effect switching of layered 
semiconductors including SnS2, MoS2, and black phosphorus. The DI water gate is easily 
fabricated, can sustain rapid bias changes, and its efficient coupling to layered materials 
provides high on-off current ratios, a near-ideal sub-threshold swing, and enhanced short-
channel behavior even for FETs with thick, bulk-like channels. Screening by the high-k 
solution gate eliminates hysteresis due to surface and interface trap states and substantially 
enhances the field-effect mobility. The onset of water electrolysis sets the ultimate limit to DI 
water gating at large negative gate bias. Measurements in this regime show promise for 
aqueous sensing, demonstrated here by the amperometric detection of glucose in aqueous 
solution. DI water gating of layered semiconductors can be harnessed in research on novel 
materials and devices, and it may with further development find broad applications in 
microelectronics and sensing. 
*Corresponding author, e-mail: psutter@unl.edu 
Keywords: Field-effect transistor, layered semiconductors, tin disulfide, molybdenum 
disulfide, black phosphorus. 
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Significance Statement 
 
Layered semiconductors show promise as channel materials for field-effect transistors (FETs), but due 
to screening and limited field penetration the solid gate dielectrics usually employed in such devices 
can only control the conductance of ultrathin FET channels. Here we explore solution gating of 
layered FETs using de-ionized water as a gate dielectric. The DI water gate couples strongly to the 
channel, provides hysteresis free high on-off ratio switching, high carrier mobility and enhanced 
short-channel behavior even for FETs with thick, bulk-like channels. Water-gated FETs lend 
themselves naturally to aqueous sensing, demonstrated here by sensitive glucose detection. DI water 
gating of layered semiconductors can be harnessed in research on novel materials and devices, as well 
as broad applications in microelectronics and sensing.  
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Introduction   
Field-effect transistors (FET), especially those made of silicon, play a central role in 
microelectronics (1, 2). Layered crystals, such as graphite, MoS2, SnS2, WS2 and others 
whose electronic structure has long been known (3-10) have only recently been considered as 
channel materials for FET devices (11-14). One important reason is that although several 
layered semiconductors have sizable bandgaps, carrier transport in thick, bulk-like crystals 
could not be modulated effectively by electrical fields due to screening and the resulting 
limited penetration of the gate electric field. The successful isolation of single-layer graphene 
opened new possibilities for field-effect devices by demonstrating that the carrier density in 
atomically thin devices can be tuned by moderate applied electric fields, even in semimetals 
(15). Graphene FETs have shown very high carrier mobilities of up to 10
6
 cm
2
/Vs, but the 
vanishing bandgap limits their application in digital logic because graphene transistors cannot 
be turned off, i.e., show large off-state currents (16). This limitation of graphene has led to 
efforts to exfoliate layered semiconductors, for example transition metal dichalcogenides 
such as MoS2, to singlelayer thickness for field-effect devices and the exploration of the 
fundamental properties of such monolayer semiconductors (11, 13, 17, 18). The on-off ratio 
in MoS2 FETs, for example, reaches up to 10
8
 at room temperature (11) and other 2D 
semiconductors (WS2, WSe2, SnS2, etc.) showed similar values, as well as a host of other 
fascinating properties (19-25).  
Previous studies of layered semiconductor FETs have mainly focused on single- and few-
layer devices, with nearly all reports to date involving channel thicknesses below 10 layers 
(11, 12). The interest in the ultrathin limit is in part driven by emerging properties ue to the 
extreme carrier confinement in 2D crystals, but also reflects shortcomings of conventional 
gating strategies in controlling the conductance of thicker device channels. Back gating via a 
thick SiO2 dielectric, the prevalent way of modulating electronic transport in studies of novel 
2D and layered materials, offers relatively poor gate coupling and field penetration into 
layered crystals and hence cannot turn off devices with thicker, bulk-like channels. Top gates 
can achieve higher electric fields, but are more difficult to fabricate and still offer limited 
control over the conductance of thick FETs. Ionic liquids (26, 27) can be used to achieve very 
large electric fields in 2D and layered materials (28), sufficient for example to induce 
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superconductivity in MoS2 (29, 30). But ionic liquid gates face practical limitations. Slow 
charge transfer processes, for instance, require low bias scan rates to maintain equilibrium at 
the gate-channel interface. This calls for the development of alternative gating methodologies 
to study charge transport in layered materials and to harness the inherent advantages of FETs 
with thicker channels (31-34) compared to ultrathin single- or few-layer devices: higher 
current carrying capacity; lower Schottky barriers and hence reduced contact resistance at the 
layered semiconductor/metal junction (35, 36); and relative insensitivity to thickness 
fluctuations of the active layer, which facilitates robust, high-yield device fabrication over 
large areas.  
Here, we explore the use of a de-ionized (DI) water top gate (13) for field-effect tuning of 
the conductance of thick layered-semiconductor FETs. This approach offers an alternative 
route toward efficient layered field-effect devices: instead of reducing the channel thickness 
to the ultimate 2D limit, the conductance of a thicker channel is switched between on- and 
off-states by a gate that supports very large electric fields at the channel surface. We find that 
the field penetrates sufficiently deep into the bulk that high on-off current ratios (up to 10
7
) 
can be obtained for device channels up to several hundred layers thick. In addition, the 
efficient gating implies that short-channel effects can be largely suppressed even for thicker 
channels. Since liquid gate drops are simply dispensed onto the semiconductor surface and 
contacted by a suitable electrode, the fabrication challenges of solid top-gate dielectrics are 
avoided. Gating via the double layer at the water-semiconductor interface supports much 
higher voltage sweep rates than ionic liquids. Finally, the use of an aqueous solution for 
gating provides facile access to water-based sensing, which we demonstrate here by detecting 
glucose with high sensitivity down to concentrations below 1 mM. While we focus mainly on 
FETs with layered tin disulfide (SnS2, a n-type semiconductor with ~2.3 eV bandgap, (13)) 
channels to illustrate the characteristics of DI water top gates, the approach is generally 
applicable to a broader class of layered semiconductors with inert as well as more reactive 
surfaces, as demonstrated for devices with thick MoS2 and black phosphorus channels. 
Results and Discussion  
Figure 1 illustrates the layout of the FET devices used here. The active channel consists of 
a layered semiconductor such as SnS2, here prepared by exfoliation from highquality bulk 
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crystals to a typical thickness of 50-60 nm (~80-100 layers) and supported on 300 nm SiO2/Si. 
The contacts (Ti/Au, 5 nm/50 nm, see Methods for details) are covered by a thin polymer 
(poly-methyl methacrylate, PMMA) layer to electrically isolate them from the gate, which 
consists of a DI-water drop applied by pipette. The device can be gated alternatively by a top-
gate voltage (VTG) applied to an electrode in contact with the water drop, or by back gating 
(VBG) via the SiO2 support (Fig. 1a). Figs. 1 b-e show cross-sectional transmission electron 
microscopy (TEM) images of one of the fabricated devices (without the PMMA insulator 
layer). The active region, ~82 nm thick, is mostly homogeneous but shows a number of 
stacking faults and embedded smaller rains. In higher magnification TEM images, the layered 
structure is clearly visible (Fig. c, d) with periodicity of ~0.6 nm (Fig. 1e), consistent with the 
layer spacing of SnS2 (13). 
A direct comparison of the transfer characteristics of devices with back- and solution top 
gating demonstrates the striking effects due to the high electric fields at the water/layered 
metal dichalcogenide interface. The electric field applied via the SiO2 back gate fails to bring 
the thick (~80 nm) SnS2 channel into its off state, even for large applied voltages (-20 V, Fig. 
2a). This is evidenced by a poor on-off current ratio (~10 over a wide range, -20 ≤ VBG ≤ 20 
V), as well as large “off-state” source-drain currents, ISD (Fig. 2b). The same device 
controlled by DI-water top gate shows substantially improved transconductance 
characteristics. ISD is now efficiently modulated via small changes in gate bias, |VTG| < 1 V 
(Fig. 2c) and the channel is efficiently turned off, as demonstrated by on-off ratios exceeding 
10
5
 (Fig. 2d). These values are sufficient for practical, low voltage operation of layered metal 
chalcogenide-based field-effect devices. Similar behavior is observed for other materials. Fig. 
3 shows examples of device characteristics of FETs with thick MoS2 and black phosphorus 
channels. As for SnS2, a comparison of back-gating via the 300 nm SiO2/Si support with top-
gating by DI water shows significantly enhanced on-off ratios with the solution gate, even for 
channels with thickness of several tens of nanometers. 
Top-gating by DI-water not only enhances the field penetration of thick device channels, 
allowing them to be turned off completely, but it also improves the current hysteresis during 
gate bias sweeps and results in a substantially higher carrier mobility. These improvements 
are illustrated in Fig. 4 for SnS2 field-effect transistors. FETs fabricated from layered 
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materials often show significant hysteresis, assigned primarily to charge trapping by surface 
and interfacial trap states (37). As can be seen in Fig. 4a, the transfer characteristic of back-
gated SnS2 devices indeed shows this hysteresis upon reversal of the gate bias sweep 
direction. The on-off ratio of this device is 67 over a gate voltage range from -35 to +40 V, 
and similar to the FET shown in Fig. 2 it cannot be turned off completely. When controlled 
by DI-water top gate, the same device shows almost no detectable hysteresis upon reversal of 
the gate voltage sweep direction (Fig. 4b), which implies that charge traps are no longer 
active after the water drop is applied. This behavior is consistent with the absence of surface 
adsorbates in the solution environment and an effective screening of interface states by the 
high-k dielectric (εrel(H2O) ~ 80). Qualitatively similar results have also been reported for thin 
MoS2 FETs employing HfO2 or Al2O3 top gates (38-40). Again, solution top gating causes a 
striking enhancement of the on-off ratio to 5×10
5
, nearly four orders larger than with the back 
gate and results in a near-ideal sub-threshold swing of 80 mV/decade (Fig. 4b). To compare 
the field-effect electron mobility for the two gate types, the mobility has been calculated from 
the transconductance characteristics via μ =
𝑑𝐼𝑆𝐷
𝑑𝑉𝐺
.
𝐿
𝑊𝐶𝑉𝑆𝐷
. The particular transistor considered 
in Fig. 4 had an aspect ratio L/W = 3, and the gate capacitance is either C(SiO2) = 11.6 nF/ 
cm
2
 (back gate, (41)) or C(H2O) = 137 nF/cm
2
 (top gate), the double-layer capacitance of the 
DI water gate in contact with a SnS2 FET channel determined previously (13). The field effect 
mobility increases from 50 cm
2
/Vs (back gated) to 180 cm
2
/Vs (top gated). This increase due 
to screening of scattering centers by the liquid dielectric is less pronounced than in the case of 
thinner few-layer or monolayer SnS2 FETs since surface and interface scatterers play a 
relatively smaller role in the devices with thick channel considered here. Measurements of the 
on-off ratio on devices with different channel thickness (Fig. 4c) demonstrate that the overall 
gains due to liquid gating are nearly independent of the thickness of the active layer, so that 
on-off current ratios greater than 10
5
 can be maintained for bulk-like channels up to at least 
200 nm in thickness.  
Layered semiconductors may offer superior scaling and improved short-channel 
characteristics compared with silicon FETs. We fabricated FETs with channel length ranging 
from 2 μm to 200 nm to compare the scaling of SnS2 FETs with SiO2 back gate and DI-water 
top gate (Fig. 5a). Devices with thin (~8 nm) and long channel show consistently high on-off 
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ratios (>10
6
), both controlled by back gating and solution top gating. However, for channel 
length below ~800 nm the on-off ratio of back-gated devices drops below 10
5
 whereas that of 
the top-gated devices remains high (Fig. 5b). A similar trend is observed for FETs with thick 
(55 nm) SnS2 channel (Fig. 5c). The already low on-off ratio of back-gated devices drops 
even further for short channels with length below 1 μm. In contrast, the on-off ratio of 
devices controlled by DI water top gates remains high (~10
6
) over the entire range of channel 
lengths considered here. This suggests that the very high electric fields achievable at the 
solid-liquid interface can effectively prevent possible leakage due to a finite source-drain bias 
at short channel lengths, so that the off-current remains low at least down to the shortest 
channels considered here (200 nm). This beneficial effect applies to both ultrathin devices, 
which have been considered extensively before (36, 42), as well as thicker, bulk-like layered 
semiconductor devices that are the focus of the present work. The observed trends can be 
understood within a framework developed for scaling in silicon, which invokes the 
characteristic length λ = √(𝜀𝑠 𝜀𝑜𝑥⁄ ) ∙ 𝜏𝑠𝜏𝑜𝑥, determined by the permittivities and thicknesses 
of semiconductor (εs, τs) and gate dielectric (εox, τox) (43). Within this picture, FETs with 
ultrathin channel have smaller , i.e., can be scaled to smaller dimensions. On the other 
hand, the thick devices considered here accentuate differences in short-channel effects 
between back- and solution top gating: reduced on-off ratio at short channel lengths for back 
gating, but consistently high on-off ratio with solution gating. The superior performance of 
the solution gate results from a combination of high permittivity (ε~ 80) and small thickness 
(~5-10 nm) of the double-layer gate. Our results therefore suggest that the combination of a 
solution top gate with a relatively inert layered semiconductor active region, which forms a 
stable interface with aqueous solutions, can allow harnessing the advantages of thicker FET 
channels while still permitting scaling to short channel lengths.  
We now explore in more detail the properties of the DI-water top gate itself, in particular 
the possibility of current flow through the gate electrode (i.e., gate leakage). The gate current 
IG in top-gated SnS2 devices was measured simultaneously with ISD as the top gate bias VG 
was swept for different applied source-drain voltages, VSD. Representative results of these 
measurements are shown in Fig. 6a. The FET transconductance characteristics at different 
VSD reflect the same behavior observed for other devices (e.g., Fig. 1), i.e., efficient control of 
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ISD by the solution gate. Whereas the device is clearly in its off state for gate bias between -
0.2 V and -1.0 V, the current starts to increase again for larger negative VG. The 
measurements shown in Fig. 6a indicate that this behavior is not due to ambipolar conduction 
that has been reported previously for some layered semiconductors, such as bulk and ultrathin 
WSe2 (17, 44). For example, the magnitude of ISD is independent of source-drain bias, in 
contrast with the expected behavior for ambipolar FETs. Simultaneous measurements of the 
gate current show the same onset of increased current for VG ~ -1.0 V, mirroring the behavior 
observed in ISD. Hence, we attribute the apparent rise of ISD to a rapidly increasing current 
flow across the gate junction at large negative bias. Note that for positive VG there is 
consistently only a small amount of gate leakage, limited to ~10% of ISD for small VSD (20 
mV) and below 3% of ISD for larger VSD (80 mV).  
Further analysis (see below) shows that IG increases asymptotically to large values at an 
applied bias of (-1.21 ± 0.05) V, close to the standard potential for electrolysis of water (-1.23 
V). This suggests that the onset of electrolysis sets an ultimate limit to the operating range of 
a DI water top gate; the SnS2 cathode (the FET channel) appears to act as a remarkably 
efficient electrocatalyst that facilitates water electrolysis with minimal over potential. Highly 
reproducible characteristics of the miniature electrochemical cell in our DI water top-gated 
SnS2 FETs (Fig. 6a) raise the possibility that the gate current could be used for aqueous 
sensing. In the simplest case it should be possible to detect the presence of ionic solutes via 
an increase in conductivity across the solution gate. Here, we demonstrate a less 
straightforward example of aqueous sensing, the measurement of the concentration of glucose 
– a non-ionic solute – in water.   
Fig. 6b shows IG-VG characteristics for different glucose concentrations [C6H12O6] in the 
DI water gate drop. A stepwise increase in [C6H12O6] causes well-defined changes in the IG-
VG curves close to the onset of electrolysis. To quantify these changes, the measured data 
were fitted by an empirical function IG = I0/(VG – V0), which correctly represents the strongly 
increasing (i.e., essentially diverging) gate current at the electrolysis potential (V0). The fit 
results are shown as lines in Fig. 6b and summarized in Fig. 6c. According to the analysis, the 
change in glucose concentration affects only the current amplitude (I0) but not the asymptotic 
electrolysis potential (V0), which remains constant for all values of [C6H12O6] probed here 
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(0–50 mM). I0 rises logarithmically with increasing glucose concentration (Fig. 6c). This 
behavior can form the basis for a simple amperometric scheme to measure glucose 
concentration, which is detected via the gate current IG at any fixed gate bias near the 
electrolysis threshold (VG -0.9 V). As shown in Fig. 6d, any choice of VGSense in this range 
will give the same logarithmic dependence of IG on [C6H12O6], with a detection limit below 1 
mM and high sensitivity in the concentration range corresponding to physiological glucose 
levels in human blood (~4 –6.5 mM). We note that although our data show the ability to sense 
glucose via an electrical signal in SnS2-based FETs, additional work is needed to probe the 
specificity to a single solute in the presence of other species in an aqueous solution. The 
incorporation of additional enzymatic components, e.g., glucose oxidase used in conventional 
sensors (45), may be required to achieve specific sensing. Beyond the static gate solutions 
used here, one can foresee the integration of SnS2 devices in microfluidic platforms for 
realtime electrical sensing of aqueous solutes. 
Conclusions 
We have demonstrated solution gating by deionized water as a method for achieve field 
effect control over the conductance of a wide range of layered semiconductors, including 
SnS2, MoS2, and black phosphorus. The efficient coupling and large electric field of the 
solution gate provides high on-off current ratios, a near-ideal sub-threshold swing, and 
enhanced short-channel behavior even for bulk-like channels with thickness of several 10 nm 
to well over 100 nm. Other advantages of the solution top gate include facile fabrication 
compared to conventional approaches involving solid dielectrics, and the capability of 
applying rapid changes in gate bias unlike ionic liquid gates that require slow bias ramps. 
Screening of surface and interface trap states by the high-k solution gate eliminates the gate-
bias hysteresis found for back-gated devices and substantially enhances the field-effect 
mobility. These favorable characteristics of DI water gating in FETs can readily be leveraged 
in materials and device research, and they may find applications in microelectronics if 
suitable encapsulation strategies for a liquid gate can be identified. The onset of water 
electrolysis and associated leakage currents sets the ultimate limit to DI water gating at large 
negative gate bias. Measurements in this regime show promise for aqueous sensing, explored 
here by the amperometric detection of glucose in static drops down to concentrations of ~1 
mM. By incorporating layered semiconductor FETs into microfluidic platforms, this approach 
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could be expanded to allow high-throughput sensing in aqueous solutions. 
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Methods 
1. Sample preparation.  
Adhesive tape was used to exfoliate layered bulk crystals (SnS2, MoS2, black phosphorus). 
It was folded 2-3 times to make the bulk crystal thinner. The tape with SnS2 (or other layered 
material) was put onto the surface of a SiO2/Si (300 nm) substrate cleaned by oxygen plasma. 
Before peeling off the adhesive tape, the substrate together with layered crystal/tape was put 
on a hot plate to anneal for 1-2 min at 100 °C to improve the contact area between the layered 
crystal and SiO2 surface and obtain large flakes (46). 
2. Device fabrication and electrical measurements.  
After transfer of SnS2 (or MoS2, black phosphorus) flakes to SiO2/Si substrate by 
mechanical exfoliation, optical microscopy was used to identify selected flakes with different 
thickness; the thickness was measured by AFM. Photoresist was spin-coated onto the 
substrates (S1811, 3000 rpm, 1 min), and annealed on a hot plate at 110°C for 2 min. 
Patterning was done using UV lithography (mask aligner Karl Suss, MA6), followed by resist 
developing in solvent. Ti/Au (5 nm/50 nm) contact metallization was performed in a lift-off 
process by e-beam evaporation, followed by photoresist dissolution in acetone. The devices 
were annealed in ultrahigh vacuum (10
-9
 Torr) to enhance the contact resistance. Electrical 
measurements were performed on a four-probe station (Signatone). For DI water top-gated 
FETs, an additional PMMA layer was deposited on the devices, baked at 180°C for 2 min., 
and patterned by electron-beam lithography to open windows for contact between the water 
drops and the device channel. 
3. Transmission electron microscopy on complete devices.  
Fully functional FETdevices were covered in platinum and prepared into electron 
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transparent cross-section specimens by focused ion beam (FIB) milling using a FEI Helios 
dual beam FIB instrument, followed by transfer to TEM grids. The FIB sections included the 
device channel and the adjacent source and drain contacts. TEM imaging was performed in a 
FEI Tecnai Osiris ChemiSTEM microscope at 200 kV beam energy. 
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Figure 1. Schematic and cross-sectional TEM of a field-effect transistor (FET) with multilayer SnS2 
channel. a. Schematic geometry of layered metal chalcogenide semiconductor based devices (e.g., with SnS2 
channel). S: Source electrode; D: Drain; VBG: Back-gate voltage, applied via the SiO2/Si substrate; VTG: Top-
gate voltage, applied via a de-ionized water solution gate, insulated by PMMA from the source/drain contacts. b. 
TEM image of a FET device with 80 nm thick SnS2 channel (~210 nm channel length) and Au/Ti contacts, 
supported on SiO2/Si. c. High-magnification view of the region of the SnS2 channel marked in a. d. High-
resolution TEM image, showing the SnS2 layering. e. Line profile showing a layer spacing of ~0.6 nm in the 
SnS2 FET channel. 
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Figure 2. Device characteristics of a thick (~80 nm) SnS2 FET device. a. Linear and b. logarithmic plots of 
the ISD-VG transfer characteristics of the back-gated FET for source-drain bias VSD ranging from 2 to 14 V. For 
back-gate voltages between -20 - 20 V, the on-off ratio is less than 10. c. Linear and d. logarithmic plots of the 
ISD-VG transfer characteristics of the solution top gated FET for source-drain bias curves at low bias VSD ranging 
from 20 to 160 mV. For top-gate voltages between -0.6 – 0.6 V the on-off ratio exceeds 105. 
 
 
 
 
 
15 
 
 
Figure 3. Characteristics of thick MoS2 and black phosphorus FETs. a. ISD-VG transfer characteristics of a 
back-gated MoS2 FET with 45 nm channel thickness for source-drain bias VSD ranging from 0.1 V to 0.5 V. The 
back-gate is unable to bring the device into the off-state. b. Transfer characteristic of the same MoS2 FET 
controlled by a DI water top gate. The logarithmic plot given in the inset shows an on-off ratio of ~10
8
 of the 
top-gated device. c. ISD-VG transfer characteristics of a back-gated black phosphorus (BP) FET with 32 nm 
channel thickness for source-drain bias VSD ranging from 0.1 V to 0.5 V. d. Transfer characteristic of the same 
black phosphorus FET controlled by a DI water top gate (VSD between 10 mV and 100 mV. Inset: logarithmic 
representation), showing reduced off-state current of the solution-gated device. 
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Figure 4. Hysteresis and dependence of on:off current ratio on channel thickness for SnS2 FETs. a. 
Transfer characteristics of the back-gated FET, scanned from +40 V to negative gate voltages between -5 V and 
-35 V. Note the significant hysteresis as the VG sweep direction is reversed, and the small on:off current ratio. b. 
Transfer characteristic of the same device with water top-gating. Note the absence of hysteresis, large on:off 
current ratio (~5×10
5
), and nearideal sub-threshold swing (80 mV/decade). c. Comparison of the on:off current 
ratios as a function of channel thickness for devices controlled by back gating and solution top gating. 
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Figure 5. Short-channel effects as reflected in the on:off ratio. a. Device layout of SnS2 FETs with different 
channel lengths ranging from 200 nm to 2 μm. b. Channel length scaling for SnS2 devices with thin (8 nm, ~13 
layers) channel. c. Channel length scaling for SnS2 devices with thick (55 nm) channel.  
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Figure 6. Gate current and its use for aqueous sensing. a. Source-drain current (ISD) and gate current (IG) of a 
FET with thick SnS2 channel as a function of gate bias, applied to the DI water top gate. The zone of increasing 
IG at large negative gate voltage, marked by a dashed rectangle, is shown at higher magnification in the inset. b. 
Change in gate current with increasing concentration of glucose in the DI water gate. Lines are fits of I0/(VG – 
V0) to the data. c. Summary of the fit parameters derived from b, showing a constant asymptote voltage V0 but 
logarithmically increasing current amplitude I0 (solid blue line: log fit) with increasing glucose concentration. d. 
Glucose sensing via the gate current, IG, at different fixed gate voltages (labeled; also indicated by arrows in b). 
Lines are logarithmic fits to the data. The inset indicates a detection limit below 1.0 mM glucose concentration.  
